



**FINAL  
ALTERNATIVE ASSESSMENT**

(COVER PAGE)

Session : August 2020

Programme : Diploma in Electrical & Electronic Engineering (DEEI)

Course : EEE2101: Introduction to Digital Electronics

Date of Examination : 15 December 2020 (Tuesday)

Time : 8.00am – 11.00am Reading Time : Nil

Duration : 3 Hours

**Special Instructions :**

This paper consists of **FOUR (4)** questions. Answer **ALL** questions. All questions carry equal marks.

Material permitted : Non-Programmable Scientific Calculator

Materials provided : Nil

Examiner(s) : Steven Khoo Boo Tap

Chief Moderator : Chan Tse Wei

*This paper consists of 8 printed pages, including the cover page*



- (c) Solve the numbering system transformation of  $[161.0703125_{10} - 1001.001000001_2]$  to hexadecimal equivalent with 3 hexadecimal points accuracy. Show all workings clearly. (5 marks)

**Question 2**

- (a) Figure 2(a) shows the logic circuit diagram of an asynchronous counter, which uses positive edge-triggered T flip-flops with labelling of  $Q_A Q_B Q_C$  where  $Q_C$  is MSB and  $Q_A$  is LSB.




Figure 2(a)

- (i) Verify if the counter operation of Figure 2(a) is working as an up counter or down counter. Also, state the modulus and function of this counter. (5 marks)
- (ii) Show the timing diagrams of counter's outputs,  $Q_A$ ,  $Q_B$  and  $Q_C$ , with proper labelling. (5 marks)
- (b) Produce a synchronous 3-bit up/down counter using positive edge-triggered D flip-flop for MSB, JK flip-flop for second bit and SR flip-flop for LSB. Assume  $D_A$  is the MSB input,  $J_B$  &  $K_B$  are the next flip-flop inputs and  $S_C$  &  $R_C$  are the LSB inputs. Assume all unused states as don't care if applicable.

Input Y will be used as the up/down control. The counter will count from  $0 \Rightarrow 2 \Rightarrow 4 \Rightarrow 3 \Rightarrow 7 \Rightarrow 1 \Rightarrow 6 \Rightarrow 5 \Rightarrow 0$  when input,  $Y = 0$  and  $0 \Rightarrow 5 \Rightarrow 6 \Rightarrow 1 \Rightarrow 7 \Rightarrow 3 \Rightarrow 4 \Rightarrow 2 \Rightarrow 0$  when input,  $Y = 1$  as shown below in Figure 2(b). Flip-flop  $D_A$  has output  $Q_A$ , flip-flop  $J_B K_B$  has output  $Q_B$  and flip-flop  $S_C R_C$  has output  $Q_C$ .

Show all workings according to the procedures listed in part (b)(i), (b)(ii) and (b)(iii). Use the flip-flop excitation tables provided in Table 2(b).

Table 2(b)

Outputs		Inputs		Outputs		Inputs		Outputs		Input		Outputs		Input	
$Q_n$	$Q_{n+1}$	S	R	$Q_n$	$Q_{n+1}$	J	K	$Q_n$	$Q_{n+1}$	D	$Q_n$	$Q_{n+1}$	T		
0	0	0	×	0	0	0	×	0	0	0	0	0	0		
0	1	1	0	0	1	1	×	0	1	1	0	1	1		
1	0	0	1	1	0	×	1	1	0	0	1	0	1		
1	1	×	0	1	1	×	0	1	1	1	1	1	0		

$Q_n$ : Present State

$Q_{n+1}$ : Next State

- (i) Prepare the transition table/next state table for the up/down counter. (4 marks)
- (ii) Produce the simplest Boolean expressions for  $D_A$ ,  $J_B$ ,  $K_B$ ,  $S_C$  and  $R_C$  inputs using Karnaugh map and/or Boolean algebra. (5 marks)
- (iii) Construct the logic circuit diagram for the simplified Boolean expressions obtained in part (b)(ii) using D, JK, SR flip-flops and other logic gates with proper labelling. (6 marks)




Figure 2(b)

**Question 3**

(a) Solve the numbering system transformation of  $[156.32_8 \times A.A_{16}]$  to binary equivalent with 8 binary points accuracy. Show all workings clearly.

(5 marks)

(b) Table 3(b) shows a portion of quadruple 2-input OR gates (DM74LS32) datasheet. Compute the following parameters from this datasheet, show all workings clearly:

(i) Power dissipation,  $P_{D(max)}$  on a DM74LS32 IC when the output condition is as shown in Figure 3(b). Assume that the  $V_{CC}$  used is 5.25V.

(6 marks)




Figure 3(b)

(ii) Fan-out, a gate can safely drive.

(3 marks)

(iii) Noise Margin voltages,  $V_{NL}$  and  $V_{NH}$ .

(3 marks)

Table 3(b)

**Recommended Operating Conditions**

Symbol	Parameter	DM54LS32			DM74LS32			Units
		Min	Nom	Max	Min	Nom	Max	
$V_{CC}$	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
$V_{IH}$	High Level Input Voltage	2			2			V
$V_{IL}$	Low Level Input Voltage			0.7			0.8	V
$I_{OH}$	High Level Output Current			-0.4			-0.4	mA
$I_{OL}$	Low Level Output Current			4			8	mA
$T_A$	Free Air Operating Temperature	-55		125	0		70	°C

### Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
$V_I$	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -12 \text{ mA}$			-1.5	V
$V_{OH}$	High Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}$ $V_{IL} = \text{Max}$	2.4	3.4		V
$V_{OL}$	Low Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}$ $V_{IH} = \text{Min}$		0.2	0.4	V
$I_I$	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}, V_I = 5.5\text{V}$			1	mA
$I_{IH}$	High Level Input Current	$V_{CC} = \text{Max}, V_I = 2.4\text{V}$			40	$\mu\text{A}$
$I_{IL}$	Low Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4\text{V}$			-1.6	mA
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$	DM54	-20	-55	mA
		(Note 3)	DM74	-18	-55	
$I_{CCH}$	Supply Current with Outputs High	$V_{CC} = \text{Max}$		6	12	mA
$I_{CCL}$	Supply Current with Outputs Low	$V_{CC} = \text{Max}$		18	33	mA

(c) Table 3(c) shows the current ratings of TTL series logic gates. A 74S04 NOT gate output is driving a few other TTL inputs as shown in Figure 3(c).

(i) Discover through calculation whether there is a loading problem.

(5 marks)

Table 3(c)

TTL Series	Output Drive		Input Loading	
	$I_{OH}$	$I_{OL}$	$I_{IH}$	$I_{IL}$
74	400 $\mu\text{A}$	16mA	40 $\mu\text{A}$	1.6mA
74S	1.0mA	20mA	50 $\mu\text{A}$	2.0mA
74LS	400 $\mu\text{A}$	8mA	20 $\mu\text{A}$	400 $\mu\text{A}$
74AS	2.0mA	20mA	200 $\mu\text{A}$	2.0mA
74ALS	400 $\mu\text{A}$	8mA	20 $\mu\text{A}$	100 $\mu\text{A}$
74F	1.0mA	20mA	20 $\mu\text{A}$	600 $\mu\text{A}$

(ii) The 74S04 NOT gate output needs to drive some 74AS inputs in addition to the loads shown in Figure 3(c). Compute the additional number of 74AS inputs that can be driven by the output of the 74S04 NOT gate.

(3 marks)




Figure 3(c)

**Question 4**

- (a) Compute the 2's complement number of  $-46.03125_{10}$  in signed binary numbering system. Assuming the binary system is 8-bit system with 8 binary points. Show all workings clearly. (5 marks)
- (b) Figure 4(b) shows a computer controlling the speed of a motor. The 0 to 2mA analog current from the DAC is amplified to produce motor speeds from 0 to 1000 rpm (revolutions per minute).
  - (i) Compute the number of bits should be used if the computer is able to produce a motor speed that is within 2 rpm of the desired speed. (5 marks)




Figure 4(b)

- (ii) Using the number of bits obtained in part (b)(i), compute the nearest motor speed (in rpm) achievable if 256 rpm is required. (5 marks)

- (c) Analog to Digital Converter (ADC) is an important element in signal processing for digital conversion of sensor signal. In the case of digitizing a vibration signal measured by an accelerometer with the following characteristics (PCB-301A10):

<b>Sensitivity</b>	(±2.0%) 100 mV/g
<b>Measurement Range</b>	±100 g peak
<b>Frequency Range</b>	(±5%) 0.5 to 10000 Hz
<b>Sensing Element</b>	Quartz
<b>Weight</b>	176 gm

Assume the formula given is  $resolution = \frac{V_{range}}{2^n - 1}$ . Apply an appropriate ADC for this sensor application by computing the number of bits and the resolution.

(10 marks)

**~THE END~**

EEE2101 (F)/ August 2020 Session/ formatted