

**INTI**

INTERNATIONAL COLLEGE PENANG (507232-U)  
LAUREATE INTERNATIONAL UNIVERSITIES

FINAL  
Examination Paper

(COVER PAGE)

Session : AUGUST 2014

Programme : DIPLOMA IN ELECTRICAL AND ELECTRONIC ENGINEERING

Course : EEE 2105: INTRODUCTION TO MICROPROCESSOR

Date of Examination : December 9, 2014 (Tuesday)

Time : 5.00pm – 7.00pm Reading Time : Nil

Duration : 2 Hours

Special Instructions :

This paper consists of SIX (6) questions. Answer any FOUR (4) questions in the answer booklet provided. All questions carry equal marks.

Students are not allowed to remove the question papers from the examination venue.

Students are also not allowed to write anything on the Appendix handout given.

Materials permitted :  
Non-Programmable Scientific Calculator

Materials provided :  
Appendix A (8086 Instruction Set Summary), Appendix B (ASCII Table),  
Appendix C (8255 PPI), Appendix D (8253/8254 PIT), Appendix E (8259 PIC)

Examiner(s) : Mr. Steven Khoo

Moderator : Dr. Mandeep Singh

*This paper consists of 11 printed pages, including the cover page.*

**INTI INTERNATIONAL COLLEGE PENANG**

DIPLOMA IN ELECTRICAL AND ELECTRONIC ENGINEERING PROGRAMME (DEE/I)

**EEE2105: INTRODUCTION TO MICROPROCESSORS  
FINAL EXAMINATION: AUG2014 SESSION**

Instructions: This paper consists of **SIX (6)** questions. Answer any **FOUR (4)** questions in the answer booklet provided. All questions carry equal marks.

**Question 1**

- (a) The following is output from the **-r DEBUG** commands after a certain 8086 program has run with a breakpoint set. All values are in hexadecimal.

```
-r
AX=C846 BX=D184 CX=0020 DX=017C SP=0215 BP=0403 SI=7000 DI=8000
DS=2617 ES=12E4 SS=5487 CS=3C1A IP=0108 NV UP EI PL NZ NA PO NC
5B4A:010D 30D7          ADC      BH, DL
```

- (i) Provide the logical address of the next instruction to be executed. (1 mark)
- (ii) Provide the physical address of the next instruction to be executed. (3 marks)
- (iii) Identify the next instruction. Find the value of register BX and IP after the next instruction has been executed. (6 marks)
- (iv) Provide the status flags (Carry, Auxiliary Carry, Zero, Sign and Parity) condition after next instruction being executed according to output from **-t DEBUG** command. (5 marks)
- (b) Figure 1(b-1) shows a TM124MBK36E Dynamic RAM Module pin configuration. Figure 1(b-2) shows a TMS27PC240 FN UV Erasable PROM pin configuration.
- Determine the following:
- (i) total memory capacity from RAMs in Kbits, (4 marks)
- (ii) individual memory organization, (2 marks)
- (iii) number of address pins and number of data pins of each memory module. (4 marks)



**Question 2**

Study and analyze the 8086 Assembly Language Codes below and answer the following questions. All values in the coding are in Hexadecimal.

Line 1	TITLE SAMPLE PROGRAM
Line 2	.MODEL SMALL
Line 3	.STACK 64
Line 4	.CODE
Line 5	.DATA
Line 6	MYCODE PROC
Line 7	MOV AX, 04
Line 8	MOV BX, 07DE
Line 9	CMP AX, BX
Line 10	JG testing1
Line 11	JLE testing
Line 12	testing1:
Line 13	ADD AL, 30
Line 14	JMP exit
Line 15	testing2:
Line 16	ADD BL, 20
Line 17	JMP finish
Line 18	finish:
Line 19	MOV AH, 4CL
Line 20	INT 21
Line 21	MYCODE ENDP
Line 22	END MYCODE

Table 2 Coding

- (a) Identify THREE (3) errors in the above instructions. Briefly explain why it is incorrect and write the correct codes according to the Assembly Language. (9 marks)
- (b) What is the meaning of the instruction in Line 10 and 11? Can these instructions be reduced? (6 marks)
- (c) What is the meaning of the combined instructions at lines 18, 19 and 20? (6 marks)
- (d) Based on the assumption that all lines of codes are corrected, what is the final outcome of the above program? (4 marks)

**Question 3**

- (a) Calculate the address range for selecting the chip shown below in Figure 3(a).




Figure 3(a) Address Decoding

(4 marks)

- (b) Write an 8086 program that find out the largest number from a set of TEN 8-bit numbers stored in data segment of memory starting from address 1005H as shown below in Table 3(b). Store the result to address 100FH. Assume all ten data are unsigned numbers. The program length should be as minimum as possible.

(8 marks)

DS:	Offset	Data
0700H:	100FH	Result
0700H:	100EH	02H
0700H:	100DH	15H
0700H:	100CH	54H
0700H:	100BH	89H
0700H:	100AH	FEH
0700H:	1009H	01H
0700H:	1008H	78H
0700H:	1007H	7FH
0700H:	1006H	80H
0700H:	1005H	67H

Table 3(b)

[Refer to Appendix A for 8086 instructions]

(c) The 8255 PPI is configured as shown in Figure 3(c).

- (i) Find the port addresses and control register in Figure 3(c). Thus, program the PPI to set PC3 to high. Also include comments for any instruction used. (5 marks)
- (ii) Write a program to test the incoming data from at port C continuously via 8255 PPI. If the data is an odd number, send 55H to port B but if data is an even number, send AAH to port A. Also, include comments for any instruction used. (8 marks)

Examples of incoming data and the respective action:

- 27<sub>H</sub> (Odd Number) ⇒ send 55<sub>H</sub> out to port B
- AA<sub>H</sub> (Even Number) ⇒ send AA<sub>H</sub> out to port A
- C1<sub>H</sub> (Odd Number) ⇒ send 55<sub>H</sub> out to port B
- 86<sub>H</sub> (Even Number) ⇒ send AA<sub>H</sub> out to port A

[Refer to Appendix C for 8255 PPI Control Word]




Figure 3(c) 8255 Configuration.

#### Question 4

(a) The 8259 PIC is configured as shown in Figure 4(a).

- (i) Find the Initialization Control Words (ICWs) of the 8259 if it is used with an 8088/86 microprocessor, single, level triggering IRs, and IR1 is assigned "INT 38H". The 8259 is in master buffered mode with auto EOI and special fully nested. (6 marks)

- (ii) Write a program to initialize the 8259 using the port addresses in Figure 4(a). Also include comments for any instruction used. (6 marks)

[Refer to Appendix E for 8259 PIC Control Words]




Figure 4(a) 8259 Configuration.

- (b) Calculate the time delay taken for Program Q4(b) running on 8086 microprocessor at 10MHz. During the state of executing Program Q4(b), the RAM content in Table 4(b) is as follows: (All values are in Hexadecimal). Assume that DS register contains 0700H. Show all workings clearly for each instruction. (13 marks)

[Refer to Appendix A for the cycle time]

		Memory															
		00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
07700H		08	04	45	78	10	21	22	33	34	25	26	27	28	49	40	14
07800H		05	03	02	01	12	24	56	88	91	13	34	56	98	50	19	62
07900H		07	20	30	40	50	60	70	80	90	A0	B0	C0	D0	E0	F0	00
07A00H		1F	1E	1D	1C	1B	1A	55	66	47	46	45	44	43	42	41	0F
07B00H		18	19	23	48	25	26	27	58	29	31	32	35	36	37	38	39

Table 4(b)

Program		
	MOV	AL, 01H
LOOP3:	MOV	BL, [0A03H]
LOOP2:	MOV	CX, [0802H]
LOOP1:	LOOP	LOOP1
	DEC	BL
	JNZ	LOOP2
	NOP	
	DEC	AL
	JNZ	LOOP3
	HLT	

Program Q4(b)

**Question 5**

- (a) The 8237 DMA is configured as shown in Figure 5(a). Determine the port addresses assigned to the four channels. Write a program using channel 1 memory address and count registers to transfer 2K starting from offset 6789H using the port address obtained. (5 marks)




Figure 5(a) 8237 Configuration.

- (b) A transmission system uses asynchronous serial data communication as shown in Figure 5(b) with LSB being transmitted first to transmit a passkey to the receiver.

Decode the following serial data received in continuous ASCII characters message:



Incoming data:

0 1 1 0 0 1 0 1 0 1 1 0 1 1 0 1 0 1 1 0 0 1  
 0 0 1 0 0 0 1 1 0 0 1 0 0 0 1 0 1 1 1 0 1 1  
 0 0 0 1 1 0 0 1 0 0 1 0 1 1 1 0 1 1 1 0 1 1  
 0 0 1 1 1 0 1 1 0 0 1

Bits per second: 19200  
 Data bits: 8  
 Parity: Odd  
 Stop bits: 1  
 Flow control: None

Figure 5(b) Serial communication settings.

- (i) What is the passkey transmitted? (8 marks)
  
- (ii) Calculate the total time wasted due to overhead when transmitting the above message. (3 marks)  
 [Refer to Appendix B for ASCII codes]
  
- (c) Perform the following number system transformation. Show all workings clearly.
  - i)  $2014.2014_8$  to decimal equivalent. (3 marks)
  
  - ii)  $2014.2014_{10}$  to hexadecimal equivalent. (3 marks)
  
  - iii)  $[0100\ 0110\ 0100_2 + 0011\ 0011\ 0101_2]$  to BCD equivalent. (3 marks)

**Question 6**

(a) Comment on the error if any, in the following assembly language mnemonics. Otherwise explain the outcome of the operation.


i) IN 49H, AL (2 marks)

ii) XCHG [13H], [25H] (2 marks)

(b) Suppose that AX = 3024H, BX = 20CCH, CX = 8250H and SP = 0302H.

Determine the value of SP and the values of the data in the registers concerned as we progress through the following instructions. Show step-by-step after each instruction being executed using the aid of diagram as shown below to start with.

(10 marks)



(c) The 8254 PIT chip is configured as shown in Figure 6(c).

(i) Find the port address assigned to all the counters and the control register. (2 marks)

(ii) CLK1 of counter 1 is 1.19318MHz and Gate1 is connected to high permanently. OUT1 of counter 1 is connected to IR0 (the highest-priority interrupt) of the 8259 interrupt controller to provide time-of-day interrupt (TOD) interrupt. Counter 1 uses a square wave to trigger the 8259. Write assembly instructions to divide this counter by 2043H. What is the OUT1 frequency? (4 marks)



- (iii) CLK2 of counter 2 is 1.19318MHz and Gate2 is connected to high permanently. Counter 2 generates a periodic pulse every 30.176μs to refresh DRAM memory of the computer. Write assembly instructions to generate this periodic pulse through OUT2.

(5 marks)

[Refer to Appendix D for 8253/8254 PIT Control Word]




Figure 6(c) 8254 Configuration.

- THE END -

EEE2105(F)/Aug14/Steven Khoo/7/08/14



Mnemonic	Description	Clock cycles	Number of bytes	Flags								Page ref.		
				O	D	I	T	S	Z	A	P		C	
	Immediate to accumulator	4	2-3											
CMPS/ CMPSB/ CMPSW	Compare string/ Compare byte string/ Compare word string	22 9+22/rep	1		x	-	-	-	x	x	x	x	x	208
CWD	Convert word to double word	5	1		-	-	-	-	-	-	-	-	-	68
DAA	Decimal adjust for addition	4	1		u	-	-	-	x	x	x	x	x	74
DAS	Decimal adjust for subtraction	4	1		u	-	-	-	x	x	x	x	x	74
DEC	Decrement by 1				x	-	-	-	x	x	x	x	-	69
	16-bit register	2	1											
	8-bit register	3	2											
	Memory	15+EA	2-4											
DIV	Unsigned division				u	-	-	-	u	u	u	u	u	70
	8-bit register	80-90	2											
	16-bit register	144-162	2											
	8-bit memory	(86-96)												
	+EA		2-4											
	16-bit memory	(150-168)												
	+EA		2-4											
ESC	Escape													457
	Register	2	2											
	Memory	8+EA	2-4											
HLT	Halt	2	1											91
IDIV	Integer division				u	-	-	-	u	u	u	u	u	70
	8-bit register	101-112	2											
	16-bit register	165-184	2											
	8-bit memory	(107-118)												
	+EA		2-4											
	16-bit memory	(171-190)												
	+EA		2-4											
IMUL	Integer multiplication				x	-	-	-	u	u	u	u	x	70
	8-bit register	80-98	2											
	16-bit register	128-154	2											
	8-bit memory	(86-104)												
	+EA		2-4											
	16-bit memory	(134-160)												
	+EA		2-4											
IN	Input from I/O port													232
	Fixed port	10	2											
	Variable port	8	1											
INC	Increment by 1				x	-	-	-	x	x	x	x	-	69
	16-bit register	2	1											
	8-bit register	3	2											
	Memory	15+EA	2-4											
INT	Interrupt								0	0				172









Mnemonic	Description	Clock cycles	Number of bytes	Flags								Page ref.	
				O	D	I	T	S	Z	A	P		C
STI	Set interrupt flag	2	1	-	-	1	-	-	-	-	-	-	92
STOS/	Store string/		1	-	-	-	-	-	-	-	-	-	208
STOSB/	Store byte string/												
STOSW	Store word string												
	Not repeated	11											
	Repeated	9 + 10/rep											
SUB	Subtraction			x	-	-	-	x	x	x	x	x	65
	Register from register	3	2										
	Memory from register	9 + EA	2-4										
	Register from memory	16 + EA	2-4										
	Immediate from accumulator	4	2-3										
	Immediate from register	4	3-4										
	Immediate from memory	17 + EA	3-6										
TEST	Test			0	-	-	-	x	x	u	x	0	93
	Register with register	3	2										
	Memory with register	9 + EA	2-4										
	Immediate with accumulator	4	2-3										
	Immediate with register	5	3-4										
	Immediate with memory	11 + EA	3-6										
WAIT	Wait while TEST pin not asserted	3 + 5n	1	-	-	-	-	-	-	-	-	-	457
XCHG	Exchange			-	-	-	-	-	-	-	-	-	60
	Register with accumulator	3	1										
	Register with memory	17 + EA	2-4										
	Register with register	4	2										
XLAT/	Translate	11	1	-	-	-	-	-	-	-	-	-	221
XLATB													
XOR	Logical exclusive OR			0	-	-	-	x	x	u	x	0	93
	Register with register	3	2										
	Memory with register	9 + EA	2-4										
	Register with memory	16 + EA	2-4										
	Immediate with accumulator	4	2-3										
	Immediate with register	4	3-4										
	Immediate with memory	17 + EA	3-6										

EA	No. of Clock Cycles
Direct	6
Register indirect	9
Register relative	9
Based indexed	
{BP}+{DI} or {BX}+{SI}	7
{BP}+{SI} or {BX}+{DI}	8
Based indexed relative	
{BP}+{DI}+DISP or {BX}+{SI}+DISP	11
{BP}+{SI}+DISP or {BX}+{DI}+DISP	12

**Flag Setting Symbols:**

ODITSZAPC:

- Not affected
- x Set or cleared according to the result
- u Undefined
- 0 Cleared to 0
- 1 Set to 1
- r Restored from previously saved value

## Conditional Jump Instructions

Instruction	Description	Condition	Aliases	Opposite
JC	Jump if carry	Carry = 1	JB, JNAE	JNC
JNC	Jump if no carry	Carry = 0	JNB, JAE	JC
JZ	Jump if zero	Zero = 1	JE	JNZ
JNZ	Jump if not zero	Zero = 0	JNE	JZ
JS	Jump if sign	Sign = 1	-	JNS
JNS	Jump if no sign	Sign = 0	-	JS
JO	Jump if overflow	Overflow = 1	-	JNO
JNO	Jump if no overflow	Overflow = 0	-	JO
JP	Jump if parity	Parity = 1	JPE	JNP
JPE	Jump if parity even	Parity = 1	JP	JPO
JNP	Jump if no parity	Parity = 0	JPO	JP
JPO	Jump if parity odd	Parity = 0	JNP	JPE

Unsigned Comparisons				
Instruction	Description	Condition	Aliases	Opposite
JA	Jump if above (>)	Carry = 0, Zero = 0	JNBE	JNA
JNBE	Jump if not below nor equal (not <=)	Carry = 0, Zero = 0	JA	JBE
JAE	Jump if above or equal (>=)	Carry = 0	JNC, JNB	JNAE
JNB	Jump if not below (not <)	Carry = 0	JNC, JAE	JB
JB	Jump if below (<)	Carry = 1	JC, JNAE	JNB
JNAE	Jump if not above nor equal (not >=)	Carry = 1	JC, JB	JAE
JBE	Jump if below or equal (<=)	Carry = 1 or Zero = 1	JNA	JNBE
JNA	Jump if not above (not >)	Carry = 1 or Zero = 1	JBE	JA
JE	Jump if equal (=)	Zero = 1	JZ	JNE
JNE	Jump if not equal (≠)	Zero = 0	JNZ	JE

Signed Comparisons				
Instruction	Description	Condition	Aliases	Opposite
JG	Jump if greater (>)	Sign = Overflow or Zero = 0	JNLE	JNG
JNLE	Jump if not less than nor equal (not <=)	Sign = Overflow or Zero = 0	JG	JLE
JGE	Jump if greater than or equal (>=)	Sign = Overflow	JNL	JGE
JNL	Jump if not less than (not <)	Sign = Overflow	JGE	JL
JL	Jump if less than (<)	Sign Overflow	JNGE	JNL
JNGE	Jump if not greater nor equal (not >=)	Sign Overflow	JL	JGE
JLE	Jump if less than or equal (<=)	Sign Overflow or Zero = 1	JNG	JNLE
JNG	Jump if not greater than (not >)	Sign Overflow or Zero = 1	JLE	JG
JE	Jump if equal (=)	Zero = 1	JZ	JNE
JNE	Jump if not equal (≠)	Zero = 0	JNZ	JE

## 8086 Flags Register

[ODITZAPC]      Overflow Flag, Direction Flag, Interrupt Flag, Trap Flag, Sign Flag, Zero Flag, Auxiliary carry Flag, Parity Flag, Carry Flag


# APPENDIX B: ASCII TABLE

## ASCII Codes


ascii codes															
00:	null	20:	spa	40:	@	60:	`	80:	Ç	A0:	á	C0:	À	E0:	α
01:	␣	21:	!	41:	A	61:	a	81:	Û	A1:	í	C1:	Á	E1:	β
02:	␣	22:	"	42:	B	62:	b	82:	ü	A2:	ó	C2:	Â	E2:	Γ
03:	␣	23:	#	43:	C	63:	c	83:	â	A3:	ú	C3:	Ã	E3:	Π
04:	␣	24:	\$	44:	D	64:	d	84:	à	A4:	ñ	C4:	Ä	E4:	Σ
05:	␣	25:	%	45:	E	65:	e	85:	á	A5:	Ñ	C5:	Å	E5:	σ
06:	␣	26:	&	46:	F	66:	f	86:	ä	A6:	ë	C6:	Æ	E6:	μ
07:	beep	27:	'	47:	G	67:	g	87:	ç	A7:	é	C7:	Ç	E7:	τ
08:	back	28:	<	48:	H	68:	h	88:	ê	A8:	è	C8:	È	E8:	ϑ
09:	tab	29:	>	49:	I	69:	i	89:	ë	A9:	ê	C9:	É	E9:	θ
0A:	newl	2A:	*	4A:	J	6A:	j	8A:	è	AA:	ë	CA:	Ê	EA:	Ω
0B:	␣	2B:	+	4B:	K	6B:	k	8B:	é	AB:	ì	CB:	Ë	EB:	δ
0C:	␣	2C:	,	4C:	L	6C:	l	8C:	î	AC:	í	CC:	Ï	EC:	ω
0D:	cret	2D:	-	4D:	M	6D:	m	8D:	ì	AD:	ï	CD:	Ï	ED:	␣
0E:	␣	2E:	.	4E:	N	6E:	n	8E:	î	AE:	ñ	CE:	Ï	EE:	€
0F:	*	2F:	/	4F:	O	6F:	o	8F:	ï	AF:	ø	CF:	␣	EF:	␣
10:	␣	30:	0	50:	P	70:	p	90:	É	BA:	␣	DA:	␣	FA:	≡
11:	␣	31:	1	51:	Q	71:	q	91:	æ	B1:	␣	D1:	␣	F1:	±
12:	␣	32:	2	52:	R	72:	r	92:	␣	B2:	␣	D2:	␣	F2:	∑
13:	␣	33:	3	53:	S	73:	s	93:	␣	B3:	␣	D3:	␣	F3:	∑
14:	␣	34:	4	54:	T	74:	t	94:	ö	B4:	␣	D4:	␣	F4:	∫
15:	␣	35:	5	55:	U	75:	u	95:	õ	B5:	␣	D5:	␣	F5:	∫
16:	␣	36:	6	56:	U	76:	u	96:	ô	B6:	␣	D6:	␣	F6:	÷
17:	␣	37:	7	57:	W	77:	w	97:	ù	B7:	␣	D7:	␣	F7:	∞
18:	␣	38:	8	58:	X	78:	x	98:	Û	B8:	␣	D8:	␣	F8:	␣
19:	␣	39:	9	59:	Y	79:	y	99:	Ü	B9:	␣	D9:	␣	F9:	␣
1A:	␣	3A:	:	5A:	Z	7A:	z	9A:	Û	BA:	␣	DA:	␣	FA:	␣
1B:	␣	3B:	;	5B:	[	7B:	<	9B:	Ç	BB:	␣	DB:	␣	FB:	√
1C:	␣	3C:	<	5C:	\	7C:	i	9C:	È	BC:	␣	DC:	␣	FC:	∞
1D:	␣	3D:	=	5D:	]	7D:	>	9D:	Û	BD:	␣	DD:	␣	FD:	∞
1E:	␣	3E:	>	5E:	^	7E:	~	9E:	Ŕ	BE:	␣	DE:	␣	FE:	∞
1F:	␣	3F:	?	5F:	_	7F:	Δ	9F:	f	BF:	␣	DF:	␣	FF:	res

# APPENDIX C: 8255 PPI

## Control Word




8255 Control Word Format (I/O Mode)



BSR Control Word


# APPENDIX D: 8253/8254 PIT

## Control Word



# APPENDIX E: 8259 PIC

## ICW1:




1 = Level Triggered Mode  
0 = Edge Triggered Mode

1 = ICW4 Needed  
0 = No ICW4 Needed

1 = Single  
0 = Cascade Mode


## ICW2:

Low order bits are 0 since there are 8 interrupts.



T<sub>7</sub>-T<sub>3</sub> of Interrupt Vector Address (8086/8088 Mode)

## ICW3:



This register is treated as a mask, with 1's indicating the IRQ channels connected to master/slave 8259As.

0 = IR Input has a slave  
1 = IR Input does not have a slave

## ICW4:



1 = Special Fully Nested Mode  
0 = Not Special Fully Nested Mode

1 = AUTO EOI  
0 = NORMAL EOI

0	X	Non-Buffered Mode
1	0	Buffered Mode:Slave
1	1	Buffered Mode:Master